Bastian Koppelmann

Scale4Edge – Scaling RISC-V for Edge Applications

W. Ecker, M. Krstic, M. Ulbricht, A. Mauderer, E. Jentzsch, A. Koch, B. Koppelmann, W. Müller, B. Sadiye, N. Bruns, R. Drechsler, D. Müller-Gritschneder, J. Schlamelcher, K. Grüttner, J. Bormann, W. Kunz, R. Heckmann, G. Angst, R. Wimmer, B. Becker, T. Faller, P. Palomero Bernardo, O. Brinkmann, J. Partzsch, C. Mayr, in: RISC-V Summit Europe 2023, Barcelona, Spain, June 2023., 2023.

https://riscv-europe.org/media/proceedings/posters/2023-06-06-Wolfgang-ECKER-abstract.pdf https://riscv-europe.org/

Register and Instruction Coverage Analysis for Different RISC-V ISA Modules

P. Adelt, B. Koppelmann, W. Müller, C. Scheytt, in: MBMV 2021 - Methods and Description Languages for Modelling and Verification of Circuits and Systems; GMM/ITG/GI-365足彩投注_365体育投注@, VDE, Munich, DE, 2021.

https://ieeexplore.ieee.org/document/9399723

QEMU zur Simulation von Worst-Case-Ausfu?hrungszeiten

P. Adelt, B. Koppelmann, W. Müller, C. Scheytt, in: MBMV 2021 - Methods and Description Languages for Modelling and Verification of Circuits and Systems; GMM/ITG/GI-365足彩投注_365体育投注@, VDE, Munich, DE, 2021.

Register and Instruction Coverage Analysis for Different RISC-V ISA Modules

P. Adelt, B. Koppelmann, W. Müller, C. Scheytt, in: 365足彩投注_365体育投注@ Methoden Und Beschreibungssprachen Zur Modellierung Und Verifikation von Schaltungen Und Systemen (MBMV 2021), 2021.

A Scalable Platform for QEMU Based Fault Effect Analysis for RISC-V Hardware Architectures

P. Adelt, B. Koppelmann, W. Müller, C. Scheytt, in: MBMV 2020 - Methods and Description Languages for Modelling and Verification of Circuits and Systems; GMM/ITG/GI-365足彩投注_365体育投注@, Stuttgart, DE, 2020.

https://ieeexplore.ieee.org/document/9094540

Publikationen

Aktuelle Publikationen